NAND CMOS Gate for Electronics Module

  • José Luis González-Vidal UAEH
  • Alejandro Alejandro Castaño-Hernández, Sr. Universidad Autónoma del Estado de Hidalgo
  • Francisco Morales-Jiménez, Ing. Universidad Autónoma del Estado de Hidalgo
Keywords: Integrated circuits, VLSI, NAND gate, MOSFET

Abstract

VLSI integrated circuits (large scale integration) are those that are characterized by their extremely small dimensions, consisting mainly of semiconductor oxide metal field effect transistors (MOSFET), whose channel lengths are less than micrometer, allowing the integration of a greater number of transistors per cm2 in a single design. In the present work, a NAND gate based on CMOS technology is designed by Tanner Eda's L-Edit tool, performing the necessary mathematical calculations for the determination of the W, L ratios of the MOSFET transistors, following the established design rules at the time of designing the respective layout. For the creation of design libraries and their subsequent use in larger and more complex integrated circuits.

Downloads

Download data is not yet available.

References

Antonio Rubio et al, (2003), Diseño de circuitos y sistemas integrados, Edicions UPC, pp 37, ISBN: 84-8301-564-1

Bardeen, J., and Brattain, W. H., (1948) “The Transistor, A Semi-Conductor Triode”, Phys. Rev. 74, pp. 130-231.

Chen, Wai-Kai, (2006), The VLSI Handbook, CRC Press, 2nd ed,

Gray P. R. et al, (2009), Analysis and Design of Analog Integrated Circuits, 5a Ed, Ed Wiley.

Khang, D. and Atalla, M. M., (1960), “Silicon-Silicon Dioxide Field Induced Surface Devices”, IRE Solid-State Device Res. Conf., Carnegie Institute of Technology, Pittsburgh, Pa.

Khang, D., (1976), “A Historical Perspective on the Development of MOS Transistors and Related Devices”, IEEE Trans. Electron Devices, ED-23, 655.

Kilby, J. S. (1964), “Miniaturized Electronic Circuits”, U.S. Patent 3,138,743, (filed February 6, 1959)

Lilienfeld J. E., (1933), Device for controlling electric current, US1900018 (A) ― 1933-03-07.

Noyce, R. N. (1959), “Semiconductor Device-and-Lead Structure”, U.S. Patent 2,918,877, April 25 led July 30, 1959).

Razavi , B., (2001), Desing of Analog CMOS Integrated Circuits, Mc Graw-Hill.

Shockley, W. and Pearson,G. L., (1948), “Modulation of Conductance of Thin Films of Semi-Conductors by Surface Charges”, Phys. Rev., pp. 232-233.

Shockley, W., Sparks, M. and Teal,G. K., (1951), “p-n Junction Transistors”, Phys. Rev. 83, pp. 151-162.

Uyemura, J. P., (2002), Introduction to VLSI Circuits and Systems, Ed Wiley and Sons.

Villaseñor, J. R. y Hernández F. A., (2012), Circuitos Eléctricos y Aplicaciones Digitales - 2ª Edición, Pearson Educación; 2ª Edición.

Olandoski, M., (2016), Diseño Lógico de Circuitos de Conmutación -Vol.2: Circuitos Secuenciales. Ed. Marcos Olandoski.Bifurcación:
Published
2018-07-05
How to Cite
González-Vidal, J. L., Alejandro Castaño-Hernández, A., & Morales-Jiménez, F. (2018). NAND CMOS Gate for Electronics Module. Pädi Boletín Científico De Ciencias Básicas E Ingenierías Del ICBI, 6(11). https://doi.org/10.29057/icbi.v6i11.3032