Implementación y evaluación de la eficiencia del algoritmo cordic en c y fpga mediante vhdl

Luis Gustavo Enríquez-Pérez; Alberto Traslosheros-Michel; Goretti Ramírez-Villa; Moises Torres-Rivera; Flor G. Magalhy Zavala-Ponce

doi:10.29057/icbi.v11iEspecial4.11385

Luis Gustavo Enríquez-Pérez Universidad Aeronáutica en Querétaro https://orcid.org/0009-0000-7341-2987
Alberto Traslosheros-Michel Universidad Aeronáutica en Querétaro https://orcid.org/0000-0002-9857-7777
Goretti Ramírez-Villa Universidad Aeronáutica en Querétaro https://orcid.org/0000-0003-3442-8294
Moises Torres-Rivera Universidad Aeronáutica en Querétaro https://orcid.org/0000-0001-6668-2903
Flor G. Magalhy Zavala-Ponce Universidad Autónoma de Querétaro https://orcid.org/0000-0003-2032-6991

DOI: https://doi.org/10.29057/icbi.v11iEspecial4.11385

Keywords: CORDIC algorithm, FPGA, VHDL, Resolution, Bit shifting

Abstract

The focus of technology towards hardware improvement, neglecting software optimization, is becoming more noticeable day by day. This project aims to find an efficient way, in terms of resource consumption and speed, for calculating simple trigonometric functions. In the first stage, a comprehensive review of the literature is conducted to understand the implementations of the CORDIC algorithm on various platforms, focusing on the variant that will be implemented (Rotational Mode CORDIC). In the second stage, a implementation is carried out in language C to understand the functioning and limitations of the algorithm, evaluating precision, speed, and resource consumption. In the third stage, CORDIC is implemented on an FPGA using Quartus software and the VHDL language. In the fourth stage, the obtained results are evaluated and compared with the implementation in language C, analyzing precision, speed, and resource consumption. Finally, conclusions are discussed, and recommendations are provided for future research and applications of the CORDIC algorithm on FPGA.

Downloads

Download data is not yet available.

References

Ahmed, Delosme, y Morf, (1982). Highly concurrent computing structures for matrix arithmetic and signal processing, Computer, vol. 15, no. 1, pp. 65-82.

Liu B. and Chen W., (2019) Fpga implementation of high-precision cordic algorithm with pipelined computing units, International Journal of Reconfigurable Computing, vol. 2019.

León, C. J., Lanchares, J., Villanueva, C. y Valenzuela, J. L., (2017). High-speed fpga implementation of the cordic algorithm for multi-axis motion control systems; Journal of Real-Time Image Processing, no. 4, vol. 13, pp. 787-798.

Nikolic, D. y Soderstrand M., (2001). Synthesis of high-performance cordic cores for fpgas, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, no. 1, vol. 9, pp. 39-49.

Deprettere, E., Dewilde, P., y Udo, R. (1984). Pipelined cordic architectures for fast visi filtering and array processing, ICASSP '84. IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 9, pp. 250-253.

Duprat, J., y Muller, J.-M., (1993). The cordic algorithm: new results for fast visi implementation, IEEE transactions on computers, no. 2, vol. 42, pp. 168-178.

Qiu, J., Zhao, X., y Liu, J., (2014). Cordic algorithm and its applications in electric power system, Journal of Electric Power Science and Technology, no. 2, vol. 9, pp. 69-76.

Kim, J., Lee, S.-H., Lee, J.-H., Lee, Y.-H., Choi, H.-W., y Cho J.-H., (2013). High-performance pipelined architecture for cordic algorithm; IEEE Transactions on Circuits and Systems, no. 5, vol. 60, pp. 1239-1249,

Shan, L., Li, Z., y Li, K., (2018) Optimized fpga implementation of pipelined cordic, Journal of Circuits, Systems and Computers, no. 7, vol. 27, p. 1850116.

Khan, N. A., Han, Y. M. y Liu, L., (2016). High-speed and area-efficient implementation of cordic based hyperbolic functions for wireless communication systems, Microelectronics Journal, vol. 47, pp. 151-158.

Kumar, R., y Singh, S. K., (2015) Fpga implementation of cordic algorithm for calculation of elementary functions, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, no. 3, vol. 4, pp. 1443-1448.

Ghorbani, S. S., Al-Sarawi, S. F., y Abbott, D., (2017). Energy-efficient fixed-point CORDIC-based demodulation for implantable devices,” /EEE Transactions on Biomedical Circuits and Systems, vol. 11, no. 4, pp. 820-829.

Chen, Y., Chen, T.. y Du, X., (2019). Fpga implementation of floating-point cordic based on decimal conversion, Journal of Electronic Science and Technology, no. 1, vol. 17, pp. 15-20.

Hu, Y. H. y Naganathan, S., (1993). An angle recording method for cordic algorithm implementation, IEEE Trans. Comput., no. 1, vol. 42, pp. 99-102, https://doi.org/10.1109/12.192217

Hu, Y., y Naganathan, S., (1990). A novel implementation of a chirp z-transform using a cordic processor, IEEE Transactions on Acoustics, Speech, and Signal Processing, no. 2, vol. 38, pp. 352-354.

Xue, Y., & Ma, Z. (2019, July). Design and implementation of an efficient modified CORDIC algorithm. En 2019 IEEE 4th International Conference on Signal and Image Processing (ICSIP), pp. 480-484.

Changela, A., Zaveri, M., y Verma, D. (2023). A Comparative Study on CORDIC Algorithms and Applications. Journal of Circuits, Systems and Computers, no. 5, vol. 32, pp. 2330002.

Chandra Inguva, S., y Seventiline, J. B. (2021). Implementation of FPGA design of FFT architecture based on CORDIC algorithm. International Journal of Electronics, no. 11, vol. 108, pp. 1914-1939.